stm32 /stm32wl3 /STM32WL33 /ADC /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ADC_ON_OFF)ADC_ON_OFF 0 (START_CONV)START_CONV 0 (STOP_OP_MODE)STOP_OP_MODE 0 (TEST_MODE)TEST_MODE

Description

CTRL register

Fields

ADC_ON_OFF

ADC_ON_OFF:

0: power off the ADC

1: power on the ADC

START_CONV

START_CONV (1): generate a start pulse to initiate an ADC conversion:

0: no effect

1: start the ADC conversion

Note: this bit is set by software and cleared by hardware.

STOP_OP_MODE

STOP_OP_MODE (1): stop the on-going OP_MODE (ADC mode, Analog audio mode, Full

mode):

0: no effect

1: stop on-going ADC mode

Note: this bit is set by software and cleared by hardware.

When setting the STOP_MODE_OP, the user has to wait around 10 us before to start a new ADC conversion by setting the START_CONV bit.

TEST_MODE

TEST_MODE: select the functional or the test mode of the ADC:

0: functional mode (one of the four main functional modes is used)

1: test mode (for debug, test, calibration)

Links

()