Regviz

stm32 /stm32wl3 /STM32WL33 /DYNAMIC_REG /ADDITIONAL_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADDITIONAL_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/DYNAMIC_REG/ADDITIONAL_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CH_NUM0CH_SPACING0PA_FC 0TIME_CAPTURESEL 0 (AS_ENABLE)AS_ENABLE

Description

ADDITIONAL_CTRL register

Fields

CH_NUM

Channel number.
CH_SPACING

Channel spacing.
PA_FC

Power control bandwidth selection according data rate
TIME_CAPTURESEL

Select the trigger event to capture the interpolated absolute time in the TIME_CAPTURE[31:0] register
AS_ENABLE

Enable the antenna switching feature.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32