Regviz

stm32 /stm32wl3 /STM32WL33 /DYNAMIC_REG /MOD0_CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MOD0_CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/DYNAMIC_REG/MOD0_CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DATARATE_M0DATARATE_E 0MOD_TYPE 0CONST_MAP 0 (BT_SEL)BT_SEL 0 (PA_CLKON_LOCKONTX)PA_CLKON_LOCKONTX

Description

MOD0_CONFIG register

Fields

DATARATE_M

The mantissa of the specified data rate (default: 38.
DATARATE_E

The exponent of the specified data rate (default: 38.
MOD_TYPE

Select the modulation type
CONST_MAP

Also known as FOUR_GFSK_CONST_MAP
BT_SEL

Select BT value for GFSK
PA_CLKON_LOCKONTX

Enable the clock on analog PA in LOCKONTX state

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32