Regviz

stm32 /stm32wl3 /STM32WL33 /LCD /LCD_SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LCD_SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/LCD/LCD_SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENS)ENS 0 (SOF)SOF 0 (UDR)UDR 0 (UDD)UDD 0 (RDY)RDY 0 (FCRSF)FCRSF

Description

LCD_SR register

Fields

ENS

LCD enabled status
SOF

Start of frame flag
UDR

Update display request
UDD

Update Display Done
RDY

Ready flag
FCRSF

LCD Frame Control Register Synchronization flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32