Regviz

stm32 /stm32wl3 /STM32WL33 /LPAWUR /RFIP_CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RFIP_CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/LPAWUR/RFIP_CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LPAWUR_ENABLE)LPAWUR_ENABLE 0WAKEUP_LEVEL

Description

RFIP_CONFIG register

Fields

LPAWUR_ENABLE

Enable (start) or Disable (stop) the LPAWUR feature (0: disabled by default)
WAKEUP_LEVEL
  • 00: the bit Sync has been detected

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32