Regviz

stm32 /stm32wl3 /STM32WL33 /MR_SUBG /AGC_ANA_ENG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AGC_ANA_ENG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/MR_SUBG/AGC_ANA_ENG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FORCE_AGC_GAINS)FORCE_AGC_GAINS 0RFD_RX_ATTEN_AGCGAIN 0RFD_RX_PGA_AGCGAIN

Description

AGC_ANA_ENG register

Fields

FORCE_AGC_GAINS

Select the mode for AGC analog part:
RFD_RX_ATTEN_AGCGAIN

Attenuation at LNA level by step of 6dB with thermometric code:
RFD_RX_PGA_AGCGAIN

Attenuation at PGA level by step of 6dB with binary code:

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32