Regviz

stm32 /stm32wl3 /STM32WL33 /MR_SUBG /CLKREC_CTRL0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLKREC_CTRL0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/MR_SUBG/CLKREC_CTRL0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKREC_I_GAIN_FAST 0CLKREC_P_GAIN_FAST 0 (PSTFLT_LEN)PSTFLT_LEN

Description

CLKREC_CTRL0 register

Fields

CLKREC_I_GAIN_FAST

Integral fast gain for the clock recovery loop (PLL mode only)
CLKREC_P_GAIN_FAST

Clock recovery fast loop gain (log2)
PSTFLT_LEN

Control the length of the demodulator post-filter

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32