Regviz

stm32 /stm32wl3 /STM32WL33 /MR_SUBG /RF_FSM2_TIMEOUT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RF_FSM2_TIMEOUT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/MR_SUBG/RF_FSM2_TIMEOUT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VCO_CALIB_LOCK_TIMER

Description

RF_FSM2_TIMEOUT register

Fields

VCO_CALIB_LOCK_TIMER

Timeout for the RF PLL calibration + RF PLL lock (duration in CALIB_VCO+LOCKRXTX state)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32