Regviz

stm32 /stm32wl3 /STM32WL33 /MR_SUBG /RF_FSM5_TIMEOUT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RF_FSM5_TIMEOUT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/MR_SUBG/RF_FSM5_TIMEOUT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0EN_PA_TIMER

Description

RF_FSM5_TIMEOUT register

Fields

EN_PA_TIMER

Timeout for the analog PA (DAC) setup (duration in EN_PA state)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32