Regviz

stm32 /stm32wl3 /STM32WL33 /SWITCHABLE /STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/SWITCHABLE/STATUS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BIT_SYNC_DETECTED_F)BIT_SYNC_DETECTED_F 0 (FRAME_SYNC_COMPLETE_F)FRAME_SYNC_COMPLETE_F 0 (FRAME_COMPLETE_F)FRAME_COMPLETE_F 0 (FRAME_VALID_F)FRAME_VALID_F 0ERROR_F

Description

STATUS register

Fields

BIT_SYNC_DETECTED_F

Preamble has been detected, the content of the PAYLOAD_X registers is not yet valid.
FRAME_SYNC_COMPLETE_F

Frame Sync has been detected, the content of the PAYLOAD_X registers is not yet valid.
FRAME_COMPLETE_F

Frame ( payload + CRC) received, the content of the PAYLOAD_X registers is valid.
FRAME_VALID_F

Frame ( payload + CRC) received wthout error (the CRC has been checked and is matching with the received CRC).
ERROR_F
  • 11 : CRC error

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32