Regviz

stm32 /stm32wl3 /STM32WL33 /TIM16 /TISEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TISEL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl3/STM32WL33/TIM16/TISEL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TI1SEL

Description

TISEL register

Fields

TI1SEL

TI1SEL[3:0]: selects TI1[0] to TI1[15] input

0000: TIMx_CH1 input

Others: Reserved

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32